P-channel WSe2 FETs along with multilayer graphene source/drain (S/D) are demonstrated by the CVD growth of the WSe2 monolayer to the patterned graphene. Multilayer graphene (MLG) is adopted to reduce contact resistance while the monolayer WSe2 served as the channel for the electrostatics integrity of the FET. Furthermore, by increasing the p-type doping concentration of the graphene S/D, the Ion/Ioff ratio can be enhanced to 10 8 and the unipolar p-channel characteristics are retained regardless the choice of the work function of the metal used for the S/D contact.
Introduction
Two-dimensional materials have been recognized as atomically-thin semiconductors which are promising for future electronics. The conventional bulk (3D) metal contact to 2D materials severely hinders the scaling roadmap of 2D nanotechnology due to the large transistor size and large schottky barrier between metal and 2D semiconductor. Graphene is believed to be one of the most suitable source/drain material owing to its semimetal nature and its workfunction can be easily mudulated. Recently, several groups have explored lateral graphene-MoS2 [1] [2] [3] and graphene-WS2 [1, 4] heterostructures using CVD synthesis, where the graphene provide a low intrinsic device size along with a low contact resistance. To date, all the field-effect transistors (FETs) based on those reported graphene-TMD heterostructures are all n-type channel. Therefore, to realize a CMOS-compatible technology, it is highly desirable to construct the lateral heterostructures based on a p-type material such as WSe2. Furthermore, we use multilayer graphene to serve as RSD and impose doping engineering to further improve the performance of p-type WSe2 transistor.
Formation of multilayer graphene RSD
The large-area Multilayer graphene (MLG) was grown on a Cu foil using CVD technique, the CH4 provide the carbon source and Ar and H2 serve as carrier gas as illustrated in Fig.  1a [5, 6] . To obtain the MLG, the growth time should be extended than the single layer graphene. In Fig. 2a , the MLG then transferred onto sapphire substrates by wet transfer method. [7] After patterning, MLG films occupy the two sides and the sapphire is exposed in the center region. Then the patterned sample is placed into another CVD furnace for the WSe2 growth as illustrated in Fig. 1b using WO3 and Se power as precursor. The WSe2 selectively fills the center and there is no visible gap at MLG-WSe2 junction in Fig. 2b . The raman mapping of MLG in Fig. 2c indicates the coverage region of MLG; the mapping of WSe2 signal in Fig. 2d shows that the WSe2 only grows in the center region which proves that WSe2 is not grown on the top of the graphene layers. The Raman peak of MLG in Fig. 2e having 2D/G ratio (< 1) corroborates that the as-patterned graphene is multilayered. [8, 9] An obvious and broad D band emerges after WSe2 growth (curve ii) is attributed to amorphous carbon transformed from photoresists residue after high temperature annealing. [4] PL and Raman (Fig. 2f and Fig. 2g ) suggest that the WSe2 is a monolayer. Consequently, we obtain atomically thin WSe2 channel with thickened source/drain region with MLG which is the proposed 2D version raised source/drain (RSD) design for the transistor.
Physical Feature of the RSD-channel junction
High-resolution transmission electron microscopy (HRTEM) at MLG-WSe2 junctions in Fig. 3a shows that the MLG in the RSD region is 3.7 nm thick (ten graphene layers). Few-layered WSe2 is found at the patterned MLG edge, and WSe2 growth is more likely to penetrate into the space between MLG and sapphire substrate, forming a thicker overlapped junction as shown in Fig. 3b. In Fig. 3c , the layer number of WSe2 gradually reduces from few-layers at the junction to a monolayer when the location is away from the junction. Note that the CVD condition used here is optimized for monolayer WSe2 growth on a blank sapphire substrate. The WSe2 at the channel region exhibits a thickness of 0.62 nm corresponding to a monolayer as shown in Fig. 3d . The MLG-WSe2 heterostructure and the RSD reduce the parasitic series resistance, while in the channel region the monolayer WSe2 serves as the ultra-thin channel under excellent gate control.
Transistor performance
Top-gate transistors are fabricated by the process flow shown in Fig. 4 . Single layer (SLG) graphene and p-doped small grain size MLG (sMLG) devices are also separately prepared for comparison shown in Fig. 5a by controlling the graphene CVD condition. The WSe2 CVD condition is identical for all kinds of graphene S/D. Both G and 2D Raman peaks of sMLG blue shift in Fig. 5b curve ii indicates the sMLG is p-doped. [10] It is likely due to unintentional oxidation taking place along the grain boundaries or defect sites (Fig. 5c) during WSe2 CVD. The p-doping in sMLG remains stable even after 300 o C annealing in ambient air, as proved by the unchanged Raman features (Fig. 5b curve iii) . The transfer curves all exhibit p-type transport in Fig. 5d and p-doped sMLG shows the best performance with Ion/Ioff ratio exceeds 10 7 . The on-current of MLG S/D is ten times larger than SLG S/D due to the RSD benefit. The hole barrier is further reduced at sMLG-WSe2 junction as the p-doping effect taking places at the sMLG, the band diagrams for the p-doped sMLG-WSe2 juncion are proposed in Fig. 5e . The performance of p-sMLG RSD is significantly enhanced for more than 1000X. The contact resistances Rsd, mobility μ0 and threshold voltage Vt are extracted by Y-function method (YFM) [11] and listed in Table1. The contact resistance in our study mainly raises from the graphene-WSe2 junction, we can see the Rsd for p-SMLG is obviously reduced. Moreover, unipolar p-type FET is always obtained even using a low work function metal Ti in Fig. 6a , since the barrier at WSe2-graphene junction is responsible for the preference of injection carrier type. The electrical results for the reported CVD based monolayer WSe2 transistors are summarized in Fig. 6b for better comparison.
Conclusion
In summary, we use monolayer WSe2 as a channel material to achieve p-type transistor with MLG RSD. By imposing pdoping, the unipolar on-current is improved by more than 1000 times with the Ion/Ioff ratio exceeding 10 7 for the p-sMLG RSD. This device may pave the way for the realization of the sub 5nm technology by using atomically thin channel. 
